module mymodule (a, b);

input [7:0] a, b;
wire [6:0] out;

always @(a or b) begin out[5:0] = #5 a +b; end
always @(negedge b) out[6] = 1;

out out (.out(out));

endmodule